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 
Abstract—Impedance-source inverters using coupled inductors 
have been investigated as alternatives for providing high step-up 
voltages. However, leakage inductances of the coupled inductors 
have commonly led to lower overall effectiveness, in addition to 
generating high dc-link voltage spikes. The latter raises voltage 
stresses of switches, which in turn, may reduce the power levels of 
the inverters. A high step-up Y-source inverter (HS-YSI) has 
therefore been proposed in this paper to provide a high boost with 
a smooth dc-link voltage ensured by proper recycling of the 
leakage energy. These features have been verified by comparing 
simulation and experimental results of an existing Y-source and 
the proposed inverters. Factors compared are their respective 
boost ratios, voltage stresses, current stresses and dc-link voltage 
spikes. 
 
Index Terms—Impedance-source inverter, Y-source inverters, 
voltage spikes, leakage and coupled inductances. 
 
I. INTRODUCTION 
raditional voltage-source inverters (VSIs) and 
current-source inverters (CSIs) have some drawbacks, such 
as their limited load voltage and / or current ranges, and output 
distortions due to dead-times or overlap delays. These issues 
have subsequently led to the development of impedance-source 
inverters, which can both buck and boost voltages without 
demanding for dead-times or overlap delays. The most 
representative of which is the Z-source voltage-type inverter 
[1], whose two switches from the same phase-leg can be turned 
on simultaneously for a short shoot-through (ST) duration. It is 
thus less affected by unintentional short-circuit and waveform 
distortion, while providing the necessary voltage boost and 
buck. 
Some improvements can however still be introduced to the 
Z-source inverter, which gradually lead to other developments. 
One of them is the quasi-Z-source inverter, proposed in [2], for 
realizing continuous input current. Others can be found in 
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[3]-[7], where the switched-inductor and switched-capacitor 
techniques have been added for achieving higher gains with the 
same specified ST duration or duty ratio. However, more 
inductors or capacitors, and diodes are needed, and hence not so 
appealing in practice. The same applies to the extended-boost 
Z-source inverters found in [8]-[11], where more stages have 
been added for even higher gains. 
An attempt to reduce components without compromising 
gains has then been started, leading to various 
impedance-source networks with coupled inductors, rather than 
numerous discrete components [12]-[17]. High voltage gains 
can now be achieved by altering turns ratios of the coupled 
inductors, even with only small ST duty ratios used. Despite 
that, some problems remain, like the sourcing of pulsed input 
currents, which can obviously be solved by adding inductors 
and / or capacitors for filtering. An example can be found in Fig. 
1, where Lin and C2 have been added to the original Y-source 
inverter with a three-winding coupled inductor (N1, N2 and N3). 
A gradual start-up and a smoother input current can then be 
enforced by Lin, whose current will continue to flow through C2, 
whenever D1 blocks. The resulting inverter has hence been 
referred to as the improved Y-source inverter (I-YSI) [18], [19]. 
It should however be clarified that pulsed input current is not 
uniquely related to the coupled inductor, since it has also been 
experienced by the original Z-source inverter. Rather, the 
coupled inductor may cause large voltage spikes at the dc-link 
when currents through its leakage inductances undergo rapid 
interruptions. This may happen when the inverter switches 
from ST to non-shoot-through (NST) state and may undesirably 
lead to higher rated switches needed for realization. It is thus 
not practical to consider most existing impedance-source 
inverters with coupled inductors, unless appropriate absorbing 
circuits are introduced to them for preventing the voltage 
spikes. 
To date, absorbing circuits can either be active or passive, 
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Fig. 1. Improved Y-source inverter (I-YSI). 
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whose common purpose is to provide a path for the leakage 
energy to flow. This is important, since regardless of the cores 
and winding techniques adopted, leakage inductances cannot be 
nullified completely. An absorbing circuit for continuously 
recycling the leakage energy to the source or capacitor is thus 
necessary, which in [20], is implemented by an extra DC-DC 
buck converter. This solution may however be complex and 
costly, because of the extra switch, and its accompanied control 
and driving circuits. Passive absorbing circuits without extra 
switches have therefore been introduced. Some possible 
circuits with different types and numbers of extra components 
are shown in Fig. 2 (in red), where their coupled inductors 
Lcouple can have either two or three windings. Their respective 
operating principles vary slightly, even though their common 
purpose is to suppress the dc-link voltage spikes. 
For instance, the circuit in Fig. 2(a) relies on capacitors and 
diode for clamping the dc-link voltage [20], but may experience 
damaging large current drawn from the power source at the 
instant of entering the ST state. This large current will, in fact, 
flow through diode DS2, capacitor CS1, and the shorted 
phase-leg, before returning to the power source with no limiting 
inductance in the loop. The current is thus momentarily large 
and may sometimes damage semiconductor devices 
unintentionally. A better alternative may then be the second 
passive absorbing circuit shown in Fig. 2(b) [21], where diode 
DS2 conducts only when voltage of capacitor CS1 becomes 
greater than that of C2. On the other hand, diode DS1 conducts 
only during the transfer from ST to NST state, which together 
with CS1 and C1, will clamp the otherwise spiky dc-link voltage. 
The same effect may also be achieved by the simplified 
absorbing circuit shown in Fig. 2(c) [22], where the conduction 
of diode DS connects C1 and C2 in series across the dc-link for 
limiting its voltage. The main drawback with Fig. 2(c), and also 
Fig. 2(b), is that their absorbing circuits can only be used with 
the I-YSI in Fig. 1 or other inverters with the same 
configuration but different number of coupled windings. Such 
restriction of usage is even more severe with the absorbing 
circuit shown in Fig. 2(d), comprising diode DS and capacitor 
CS. No doubt, this absorbing circuit has earlier been used with a 
popular high-efficiency high-step-up converter [23], but its 
extension to an impedance-source inverter with a coupled 
inductor is generally not so viable. It is therefore not an option 
for consideration. 
Another technique investigated in [24] is to reorient the three 
coupled windings shown in Fig. 1 from  to ∆ without 
introducing an absorbing circuit. The purpose is to lower the 
equivalent leakage inductances and equivalent series 
resistances (ESRs) of the windings, but by doing so, the number 
of turns of the third winding can no longer be decided 
independently. It is thus no different from a coupled inductor 
with only two windings, in terms of achievable voltage gains. 
Moreover, since some leakage inductances still remain, a 
∆-connected coupled inductor may not help greatly with the 
subduing of dc-link voltage spikes, if an absorbing circuit has 
not been added. 
Therefore, in this paper, a more effective absorbing circuit 
has been proposed for eliminating dc-link voltage spikes and 
improving the overall boost ability. The proposed circuit 
consists of two capacitors, one diode and one inductor, which 
when merged with the I-YSI in Fig. 1, yield a high step-up 
Y-source inverter (HS-YSI) with low dc-link voltage spikes. 
II. LEAKAGE EFFECTS FROM COUPLED INDUCTOR 
In most impedance-source inverters with coupled inductors, 
leakage inductances may reduce gain, lower efficiency and 
generate dc-link voltage spikes. The generated voltage spikes 
may sometimes be larger than the normal dc-link voltage, 
which certainly, is a critical concern. How and when these 
spikes are generated should hence be explained first, before 
describing the proposed HS-YSI. For the explanation, the I-YSI 
in Fig. 1 is considered. Its equivalent circuits in both ST and 
NST states are shown in Fig. 3, where leakage inductances (in 
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Fig. 2.  Illustration of passive absorbing (a) Circuit 1 [20], (b) Circuit 2 [21], 
(c) Circuit 3 [22], and (d) Circuit 4 [23]. 
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Fig. 3.  Equivalent circuits of I-YSI when in (a) ST and (b) NST states. 
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Fig. 4.  High step-up Y-source inverter (HS-YSI). 
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red) of three windings have been marked as LK1, LK2 and LK3. 
Assuming now that the I-YSI is initially in its ST state in Fig. 
3(a), its large ST current iST is then supplied mostly through N3 
with LK3 in series, since the current through C2 has been limited 
by Lin to the filtered input current Iin. Respective winding 
currents through N1, N2 and N3 in the state can also be 
determined as: 
1 0i                                           (1) 
3 2
in
P
i i K
V
                                   (2) 
where 1 3
3 2
N N
K
N N



, and P is the power. 
Subsequently, at the instant of crossover to the NST state in 
Fig. 3(b), LK3 and C2 must instantaneously change to supply the 
predetermined inductive load current Io. Unfortunately, both 
LK3 and C2 do not permit instantaneous changes, since current 
through C2 comes from Lin and LK1. A mismatch thus occurs, 
which will abnormally force the currents through LK1 and LK3 
(LK2 too according to circuit laws) to change abruptly during the 
ST to NST crossover. These give rise to high voltage spikes 
throughout the I-YSI, including at its dc-link. Eventually, the 
winding currents stabilize to values expressed below in the 
NST state. 
1 (1 ) in
P
i
d V


                                  (3) 
2 (1 ) in
KdP
i
d V


                                 (4) 
3
(1 )
(1 ) in
Kd P
i
d V



                                (5) 
where d is the ST duty ratio. 
Clearly, a method to solve the problem is to provide an 
alternative capacitive path across the dc-link only during the ST 
to NST crossover. This method has smoothly been realized by 
the proposed HS-YSI, as demonstrated in subsequent sections. 
III. HIGH-STEP-UP Y-SOURCE INVERTER 
Fig. 4 shows the proposed HS-YSI with its absorbing circuit 
comprising C3, C4, D2 and Lo (in red). Like all 
impedance-source inverters, it has two board operational modes, 
notated as ST and NST, respectively. But, due to leakage 
influences from its coupled inductor and the non-ideal of 
semiconductor devices, these two operational modes can be 
further divided, as explained below. 
A. Operational Modes 
Fig. 5 shows operational modes of the HS-YSI, where the 
inverter bridge and ac load have been simplified as a switch SW 
and a current source Io in parallel. Response times of the 
switches and diodes have also been assumed to be much shorter 
than consequential inductive and / or capacitive transitional 
times. This is especially true, if C1, C2, C3, and C4, and Lin, Lo, 
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Fig. 5.  Operational modes of HS-YSI when in (a) [t0, t1], (b) [t1, t2], (c) [t2, t3], (d) [t3, t4], (e) [t4, t5], and (f) [t5, t0]. 
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2866635, IEEE
Transactions on Power Electronics
 4 
and LM are chosen large enough, so that their respective 
voltages and currents are almost constant during one switching 
period. It should however be noted that, unlike the others, LM 
does not represent a discrete inductor. Rather, it represents the 
equivalent magnetizing inductance of the three-winding 
coupled inductor, which in practice, also has a small leakage 
inductance in series with each winding. There are therefore 
three small leakage inductances, drawn with red wavy lines in 
Fig. 5, whose currents are not constant over a switching period. 
Key waveforms for illustrating them are summarized in Fig. 6, 
where each switching period has been divided into six intervals 
to be described next. 
1) ST states 
[t0, t1]: Switch SW begins to turn on at t0, but because of 
leakage inductance of winding N1, diode D1 continues to 
conduct, while diode D2 remains reverse-biased. Voltage across 
SW, which is also the dc-link voltage, then begins to drop. This 
causes voltages across the three leakage inductances to change. 
Moreover, by tracing through the circuit, it has been found that 
components of current flowing through SW are all limited by 
inductances. The turning on of SW is therefore realized with 
zero current at t0, over this very short semiconductor-switching 
subinterval. 
[t1, t2]: Voltage across SW drops to zero, while its current 
increases significantly. Windings N2 and N3 are now clamped 
by voltages of C1 and C4 in series, while N1 and N3 are clamped 
by C2, since D1 is still conducting. Current through D1 is, in fact, 
falling at a rate mostly determined by its parasitic capacitance 
resonating with leakage inductance of N1. 
[t2, t3]: The final ST state has been entered with both D1 and 
D2 reverse-biased. It is the longest among the three ST 
subintervals, during which, Lin, Lo and LM charge linearly, while 
C1 to C4 discharge linearly. 
2) NST states 
[t3, t4]: Switch SW turns off at t3, causing its voltage and 
current to rise and fall, respectively, over this very short 
semiconductor-switching subinterval. Simultaneously, reverse 
voltages and forward currents of D1 and D2 begin to drop and 
rise. At the end of the subinterval, the dc-link voltage across SW 
becomes slightly higher than its final NST value, but still 
significantly smaller than voltage spikes caused by leakage 
inductances, if an absorbing circuit has not been added. 
[t4, t5]: Diodes D1 and D2 start to conduct. The three leakage 
inductances can then form resonating meshes with capacitances 
in the circuit. In total, three meshes can be drawn with windings 
of the coupled inductor included. They are mesh 1 formed by 
N2, N3, C1 and C3, mesh 2 formed by N1, N3 and C2, and mesh 3 
formed by N1, N2, C1, Lin and the input dc source. During this 
subinterval, the conduction of D2 also permits C3 and C4 to be 
connected in series for clamping the dc-link voltage across SW. 
Voltage spikes have hence been intentionally suppressed at ST 
to NST crossovers. 
[t5, t0]: This is the final NST state entered, after current of D2 
drops to zero and it begins to block. Meanwhile, D1 continues to 
conduct, which hence permits C2 to be connected across N1 and 
N3 for clamping their total voltage. Additionally, the dc-link 
voltage across SW is no longer solely equal to the combined 
voltage of C3 and C4 in series, since it now includes the reverse 
voltage of D2. There will hence be a very small dc-link voltage 
drop (proven later), after entering this subinterval at t5. 
B. Current Analysis 
To avoid complex current expressions that may not have any 
analytical value, the equivalent circuits in Fig. 5 have been 
simplified to those in Fig. 7, where all leakage inductances have 
been reflected and summed as LK in series with N1. Additionally, 
since Fig. 5(a) and (d) for representing very short 
semiconductor-switching subintervals are similar to Fig. 5(f) 
and (c), they can be ignored, and hence not included in Fig. 7. 
Fig. 8 then shows simplified key waveforms with only four 
distinct subintervals and winding currents i1, i2 and i3 assumed 
to change linearly during [t4, t5]. This figure, like Fig. 6, again 
shows that the state in Fig. 7(a) is much shorter in duration than 
the other three states. It is nonetheless included for showing 
influences caused by leakage inductances. Its circuit 
expressions have however been omitted from the mathematical 
analysis, since energies of passive components have hardly 
changed during such short interval between [t0, t2]. 
Therefore, beginning with Fig. 7(b), where both D1 and D2 
 t
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Fig. 6.  Key waveforms of HS-YSI with respect to equivalent circuits in Fig. 4.
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are blocking, and SW is conducting from t2 to t4, their related 
current expressions can be obtained as: 
1 2 3Ci i i                                      (6) 
2C ini I                                        (7) 
3C Loi I                                       (8) 
4 3( )C ini I i                                   (9) 
'
1 1 3 2 3( ) 0N i N N i                            (10) 
'
1 Mi I                                      (11) 
where (10) and (11) are for relating currents within the coupled 
inductor. Substituting them into (6) and (9) then yields the 
following current expressions for C1 and C4. 
1
1
3 2
C M
N
i I
N N
 

                            (12) 
1
4
3 2
C in M
N
i I I
N N
  

.                       (13) 
The capacitor currents will change, after progressing to Fig. 
7(c), where both D1 and D2 are conducting, while SW is 
blocking from t4 to t5. Collectively, they cause currents i2 and 
iC2 to increase linearly without any abrupt step at t4. In contrast, 
iC4 and iC3 change abruptly at t4 to: 
4C Lo oi I I                                  (14) 
1
3
3 2
C in o M
N
i I I I
N N
  

.                     (15) 
These capacitor currents will again change, after entering the 
state in Fig. 7(d), where D2 has stopped conduction, and hence 
leads to the following new set of current expressions. 
3C Loi I                                     (16) 
4C Lo oi I I                                  (17) 
1 2Ci i                                       (18) 
1 2in Ci I i                                   (19) 
3 2o Lo Ci I I i                                (20) 
2 in Lo oi I I I                                (21) 
'
1 1 2 2 3 3 0N i N i N i                            (22) 
'
1 1 Mi i I                                    (23) 
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Fig. 7.  Simplified equivalent circuits of HS-YSI when in (a) ST state [t0, t2], 
(b) ST state [t2, t4], (c) NST state [t4, t5], and (d) NST state [t5, t0]. 
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Fig. 8.  Simplified key waveforms of HS-YSI with respect to equivalent
circuits in Fig. 7. 
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2866635, IEEE
Transactions on Power Electronics
 6 
where (22) and (23) are for the coupled inductor. These new 
expressions then yield the following currents through C1 and 
C2. 
1C in Lo oi I I I                               (24) 
3 2 1
2
3 1
( )( )in Lo o M
C in
N N I I I N I
i I
N N
   
 

       (25) 
Related current expressions for each capacitor can now be 
current-second integrated over a switching period, as expressed 
below. 
4 5 0
2 4 5
( )
0 ( )
0
t t t
Cx Cx Cxt t t
dT d T T
Cx Cx CxdT d T
i dt i dt i dt
i dt i dt i dt




 
  

  
              (26) 
where 5 4=
t t
T


 is the proportionality coefficient, x = 1, 2, 3 or 
4 is an index for the capacitors, and interval [t0, t2]  0 has been 
omitted. 
Eventually, the following current expressions can be derived, 
from which currents through all components of the impedance 
network can be computed. 
2
(1 )
1
d
K
  

                             (27) 
Lo inI I                                      (28) 
1 3
1
( )
M in
N N
I I
N

                            (29) 
1 (2 )
(1 )o in
K d
I I
d
 


                          (30) 
C. Voltage Analysis 
In terms of voltages, equivalent circuits in Fig. 7(a) and (b) 
can be analyzed as a single ST state with SW conducting from t0 
to t4. The conduction of SW, in turn, causes C1 and C4 to be 
connected in series for clamping N2 and N3 of the coupled 
inductor. Relevant voltage expressions can thus be written as: 
1
1 4
3 2
( )LM C C
N
v V V
N N
 

                     (31) 
3Lo Cv V                                    (32) 
2 4( )Lin in C Cv V V V                          (33) 
where VC1, VC2, VC3 and VC4 are voltages across C1, C2, C3 and 
C4, and vLM, vLo and vLin are voltages across LM, Lo and Lin, 
respectively. 
Upon turning off SW, the first NST state entered is shown in 
Fig. 7(c), where leakage current through LK starts to increase 
linearly from t4 to t5. During this time, N2 and N3 are also 
clamped by C1 and C3 in series, which together with other 
circuit features, permit voltages across various inductances to 
be derived as: 
1
1 3
3 2
( )LM C C
N
v V V
N N
 

                     (34) 
4Lo Cv V                                     (35) 
3 2Lin C C inv V V V                             (36) 
1 3
1 3 2
3 2
( )LK C C C
N N
v V V V
N N

   

                (37) 
Moreover, since leakage current through LK increases 
linearly from zero at t4, its current i1(t5) at t5 can promptly be 
expressed as: 
( )
1 5
1
( ) 0
d T
LKdT
K
i t v dt
L

                       (38) 
which together with (20), (25), (27), (28), (29) and (30), permits 
voltage across LK to be derived as: 
2
2
(1 )
2(1 )LK in K
K
v I L
d KT



                      (39) 
The NST state then changes to Fig. 7(d), in which N1, N3 and 
LK are clamped by C2 during [t5, t0]. Leakage LK and 
magnetizing LM will hence share VC2 proportionally. These 
observations permit voltages across various inductances to be 
expressed as: 
1
1 3 2
3 2
( )LM C C D
N
v V V v
N N
  

                 (40) 
4 2Lo C Dv V v                                 (41) 
3 2 2Lin C C in Dv V V V v                          (42) 
2
3
1
1 3
1 3 2 2
3 2
(1 )
     ( )
K
LK C
K M
C C D C
L
v V
N
L L
N
N N
V V v V
N N
 
 

    

          (43) 
Moreover, since LK << LM, vLK in (43) can be approximated 
as zero from t5 to t0, and by substituting (37) and (39) into it, 
voltage across the reverse-biased D2 can be derived as: 
2
2 2 2
(1 )
2(1 )D in K
K
v I L
d K T



.                     (44) 
Later, by substituting numerical values to it, vD2 can be 
proven to be very small, and can hence be safely omitted during 
[t5, t0] to simplify the final derived expressions. That causes the 
voltages across various inductances in Fig. 7(c) and (d) to be 
the same, which can then be applied to derive the following 
voltage relationship. 
1 3 1 3
3 1 2 2
3 2 3 2
( ) 0C C C D
N N N N
V V V v
N N N N
 
   
 
.     (45) 
All derived voltage expressions for each inductor can 
follow-up to be volt-second integrated over a switching period 
T, in accordance to: 
4 0
0 4 0
= 0
t t dT T
Lx Lx Lx Lxt t dT
v dt v dt v dt v dt             (46) 
where Lx represents LM, Lo or Lin. Performing the integration 
finally leads to the following voltages across C1, C2, C3 and C4. 
1 (1 2 )C inV d BV                              (47) 
2C inV dKBV                                 (48) 
3 (1 )C inV d BV                               (49) 
4C inV dBV                                  (50) 
where  
1
1 (2 )
B
K d

 
 is the voltage gain, and K is the 
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turns ratio of the coupled inductor. A gain higher than that of 
the original Z-source inverter can thus be obtained by setting K 
equal or greater than one. 
Regardless of that, the dc-link voltage Vdc and peak ac output 
voltage ˆov  of the inverter are always expressed as: 
dc inV BV                                   (51) 
ˆo inv BMV                                  (52) 
where M is the modulation index, which together with d, must 
satisfy: 
1M d                                     (53) 
1 (2 ) 0K d   .                             (54) 
A larger d to obtain a bigger gain will hence limit the 
maximum of M, together with some deterioration of output 
waveform quality. One method to lower d and raise M without 
compromising gain is to introduce a larger K. Alternatively, 
multiple cascaded absorbing circuits can be introduced. Fig. 9 
shows two possible topologies, whose cascaded absorbing 
circuits (in red) are placed at different locations. Despite that, 
they can both eliminate dc-link voltage spikes at instants of ST 
to NST crossovers. In Fig. 9(a), it is ensured by the conduction 
of Dn, which in turn, causes C2n-1 and C2n to be in series across 
the dc-link of the inverter bridge. The same conduction of Dn in 
Fig. 9(b) also permits 2C , C2n and C2n-1 to clamp the dc-link 
voltage. Both inverters in Fig. 9 are therefore effective, and 
have a common gain, expressed as: 
1
1 (1 )
B
n K d

  
                          (55) 
where n is the number of absorbing circuits cascaded together, 
which unquestionably, is an additional parameter for tuning the 
gain of the inverter. 
The main disadvantage here is more discrete components, 
which in practice, should be avoided, if varying K of the 
coupled inductor can produce the same effect. Thus, the 
number of cascaded absorbing circuits should be limited. 
Nonetheless, the gain in (55) is summarized in Table I for 
comparison with those of the existing impedance-source 
inverters. In case of HS-YSI, n equals one, which still gives a 
higher gain than existing impedance-source inverters, if they 
use the same K and d. The same K can, in turn, be realized with 
different N1: N2: N3 ratios for a three-winding coupled inductor, 
as seen from Table II. Voltage gains of a few inverters in Table 
I, namely the YSI, I-YSI and HS-YSI, can subsequently be 
plotted in Fig. 10, where it can be seen that if the three inverters 
have the same duty cycle, output voltage of the HS-YSI is 
higher than those of the YSI and I-YSI. 
D. Stresses and Lifetime 
From earlier derivations, expressions for calculating voltage 
and current stresses experienced by components of the HS-YSI 
can be extracted and summarized in Table Ⅲ. Also added to the 
table are corresponding expressions for the I-YSI in Fig. 1. 
Both inverters can then be compared under various conditions. 
For instance, if they have the same gain B and duty ratio d, their 
respective turns ratios must satisfy Kc = 1 + K, where subscript 
c has been added for representing the I-YSI. More turns are thus 
needed by the I-YSI, whose voltage stresses across C1, C2 and 
D1 are also higher than those of the HS-YSI. The HS-YSI 
however experiences a high voltage stress across D2, which 
must hence be sized appropriately. 
As for their coupled inductors, maximum currents flowing 
through N1 and N2 of the HS-YSI are larger than those of the 
I-YSI, while its current through N3 may either be less than or 
equal to that of the I-YSI, depending on the values of K and d. 
N3
N2
N1
DLin
Vin AC 
Load
S1
S2
S3
S4
Lf
Cf
C2n
Dn
C2n-1
Ln
C2
D1
C1
L1
1C
2C
(a) 
Lin
Vin AC 
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S1
S2
S3
S4
Lf
Cf
C2n
Dn
C2n-1
Ln
C2
D1
C1
L1
N3
N2
N1
D
1C
2C
(b) 
Fig. 9.  HS-YSIs with multiple cascaded absorbing circuits. 
TABLE Ⅰ 
VOLTAGE GAINS OF DIFFERENT IMPEDANCE-SOURCE INVERTERS WITH 
COUPLED INDUCTORS 
Impedance Network Gain B=Vdc/Vin Turns ratio K 
T- or Trans-Z-source [12][20] 1/(1-Kd) (N1+N2)/N2 
Γ-Z-Source [15] 1/(1-Kd) N2/(N2-N1) 
Y-Source [17] 1/(1-Kd) (N1+N3)/(N3-N2) 
LCCT-Z-Source [14] 1/[1-(1+K)d] N1/N2 
Improved-Trans-Z-source [21] 1/[1-(1+K)d] (N1+N2)/N2 
Improved-Y-source [18] 1/[1-(1+K)d] (N1+N3)/(N3-N2) 
HS-YSI (n = 1) 1/[1-(1+n+K)d] (N1+N3)/(N3-N2) 
TABLE Ⅱ 
VOLTAGE GAINS OF HS-YSI UNDER DIFFERENT WINDING FACTOR AND 
TURNS RATIO 
K dmax Voltage gain B N1:N2:N3 
2 1/4 (1-4d)-1 (1:1:3), (2:1:4), (1:2:5) 
3 1/5 (1-5d)-1 (1:1:2), (3:1:3), (4:2:5) 
4 1/6 (1-6d)-1 (2:1:2), (1:2:3), (5:1:3)  
5 1/7 (1-7d)-1 (3:1:2), (2:2:3), (1:3:4)  
6 1/8 (1-8d)-1 (4:1:2), (3:2:3), (2:3:4)  
7 1/9 (1-9d)-1 (5:1:2), (4:2:3), (3:3:4)  
 
Fig. 10.  Voltage gains of different YSIs versus duty cycle. 
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2866635, IEEE
Transactions on Power Electronics
 8 
Despite that, ST current stresses experienced by the switches of 
the inverter bridges are quite close for both inverters, according 
to entries for iST in Table III. 
As for their lifetimes, a simple comparison may be provided, 
based on the understanding that lifetime of a system is mainly 
determined by the component with the shortest lifetime. This 
component is likely a capacitor in the HS-YSI, since the 
lifetime of its added diode is always several times higher. 
Therefore, only the lifetime of the deciding capacitor is 
assessed, which from [25], may be computed using: 
0
10
0
0
2
n T TV
LT LT
V
  
   
 
                     (56) 
where n is an exponential index, and LT and LT0 are lifetimes 
under normal usage and testing conditions, respectively. For 
both conditions, V and V0 represent voltages across the 
capacitor, and T and T0 represent their temperatures in Kelvin. 
By next comparing expressions in Table III, it can be 
determined that for the I-YSI and HS-YSI, their shoot-through 
ratios must satisfy d < dc, if their parameters are set as K = Kc 
and B = Bi, where subscript c has been added for notating the 
I-YSI. This then leads to capacitor C3 in the HS-YSI 
shouldering a higher voltage stress and a shorter lifetime 
according to (56). 
The outcome will however change, if parameters of the two 
inverters are alternatively set to d = dc and B = Bc. Their 
winding factors must then satisfy K = Kc  1, or in other words, 
winding factor of the HS-YSI is smaller than that of the I-YSI 
to attain the same performance. That setting causes capacitor C1 
in the I-YSI and capacitor C3 in the HS-YSI to have similarly 
high voltage stresses. Their lifetimes are therefore comparable. 
Besides, because the higher voltage stress in the post-stage, the 
HS-YSIs with multiple cascaded absorbing circuits have 
shorter lifetimes. 
IV. EXTRA POWER LOSSES 
Additional components found in the HS-YSI will undeniably 
introduce extra losses. It may thus be necessary to quantify 
these losses, which are mostly contributed by diode D2 and 
inductor Lo (losses from capacitors C3 and C4 are comparably 
less significant). Expressions for computing these losses are 
hence derived, as presented below. 
A. Losses from Lo 
Fig. 11 shows key waveforms of Lo, whose losses include 
hysteresis loss PH and copper loss PCu. The latter can be 
calculated using: 
2
Cu Lo rmsP i R                                 (57) 
where R is the winding resistance and iLo-rms is the 
root-mean-square current through Lo. 
Further, since current ripple ILo of Lo is relatively small, it 
can be ignored, resulting in iLo-rms = ILo, where ILo is the DC 
component of iLo. Therefore, (57) can be rewritten as: 
2
Cu LoP I R .                                  (58) 
On the other hand, PH is caused by the ac component of iLo, 
which in theory, can be determined using: 
1 1
1
b c
H pkP a B f                                (59) 
where a1, b1 and c1 are constants determined by curve-fitting of 
the recorded core losses [26], and f is the applied frequency. 
The flux density Bpk may then be calculated from: 
max min
2 2
AC AC
pk
B BB
B  

                   (60) 
where B is the AC flux swing between maximum BAC-max and 
minimum BAC-min. 
Since the flux density can further be expressed in terms of 
magnetizing field H, related maximum and minimum of H can 
preliminarily be obtained from: 
 maxAC Lo Lo
e
N
H I I
l
                         (61) 
 minAC Lo Lo
e
N
H I I
l
   .                     (62) 
From (61) and (62), BAC-max and BAC-min can eventually be 
expressed as: 
2
2 2 max 2 max
max 2
2 max 2 max1
x
AC AC
AC
AC AC
a b H c H
B
d H e H
 

 
  
    
        (63) 
2
2 2 min 2 min
min 2
2 min 2 min1
x
AC AC
AC
AC AC
a b H c H
B
d H e H
 

 
  
    
.       (64) 
where a2, b2, c2, d2, e2 and x are magnetization constants 
determined from appropriate curve-fitting [26]. 
B. Losses from D2 
Losses from D2 include conduction loss Pf, reverse recovery 
loss Pr and reverse leakage loss Pl. However, from Fig. 8, it can 
be seen that current through D2 slowly drops to zero at t5, which 
TABLE Ⅲ 
COMPARISON OF VOLTAGE AND CURRENT STRESSES FOR TWO INVERTERS 
Parameter for Comparison I-YSI HS-YSI 
B=Vdc/Vin 1/[1-(1+Kc)d] 1/[1-(2+K)d] 
VC1 (1-d)BVin (1-2d)BVin 
VC2 dKcBVin dKBVin 
VC3 NA (1-d)BVin 
VC4 NA dBVin 
VD1 KcBVin KBVin 
VD2 NA BVin 
Iin P/Vin P/Vin 
ILo NA P/Vin 
i1 P/(1-d)Vin (1+K)P/(1-d)KVin 
i2 KcP/Vin (1+K)P/(1-d)Vin 
i3 KcP/Vin 
KP/Vin   or 
(K2-1)P/(1-d)KVin 
iST (1+Kc)P/Vin (2+K)P/Vin 
 
GSW
t
t0 t2 t4 t5 t0 t4t2
vLo
t
iLo
t
ILo ILo
 
Fig. 11.  Key waveforms of inductor Lo. 
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in other words, means Pr is zero. 
In contrast, Pl is not zero, and can be computed using: 
2l R DP I V d                                 (65) 
where IR is the reverse current taken from [27]. 
Conduction loss Pf can also be calculated using: 
2
1 T dT
f D FdT
P i V dt
T
 
                           (66) 
where VF is the forward voltage drop across D2, whose value 
can be obtained from [27]. 
C. Total extra loss from HS-YSI  
With a nominal output power of 200W, the total extra loss 
contributed by additional components Lo and D2 of the HS-YSI 
is: 
5.62Wtotal Cu H l fP P P P P     .             (67) 
This extra loss cannot be avoided, but by recycling energy 
from the leakage inductances, energy wasted in switches can be 
lowered considerably. Moreover, since voltage spikes are fully 
eliminated at the dc-link, a lower voltage-rated switch with a 
lower on-resistance can be chosen for lowering the overall 
power loss. 
V. SIMULATION AND EXPERIMENTAL RESULTS 
Simulations and experiments have been performed with the 
I-YSI in Fig. 1 and HS-YSI in Fig. 4 using the same parameters 
listed in Table IV. To boost an input voltage of 80 V to an 
output voltage of 160 V, ST duty ratios of the I-YSI and 
HS-YSI have been set 0.15 and 0.12, respectively, since they 
use the same parameters from Table IV and same modulation 
index of M = 0.8. Their respective theoretical voltages can then 
be determined as VC1 = 170 V and VC2 = 90 V for the I-YSI, and 
VC1 = 152 V, VC2 = 72 V, VC3 = 176 V and VC4 = 24 V for the 
HS-YSI. Their dc-link voltages are however the same at Vdc = 
200 V. Their respectively obtained results are described next. 
A. Simulation Results 
The key current waveforms of the two inverters shown in Fig. 
12 have been found to match well with theoretical waveforms 
drawn in Fig. 8. Most importantly, they have demonstrated that 
all winding current changes through leakage inductances of the 
HS-YSI have occurred gradually from t4 to t5, rather than 
instantaneously at t4, after each ST to NST crossover. Voltage 
spikes are hence not generated by the proposed HS-YSI. 
B. Experimental Results 
A 200 W prototype controlled by a TMS320F2812 digital 
signal processor has been built and shown in Fig. 13. It can be 
configured as either the I-YSI in Fig. 1 or HS-YSI in Fig. 4, 
using the same parameters provided in Table IV. Its coupled 
inductor has also been loosely wound to better demonstrate the 
effects from leakage inductances, as seen from Fig. 14, where 
dc-link voltages, voltages and currents of diodes are plotted. 
TABLE IV 
SYSTEM PARAMETERS 
Parameter  Value/Part Number 
Input voltage 80 V 
Load resistance 60 Ω (200 W) 
Capacitances C1 and C3 470 μF 
Capacitances C2 and C4 100 μF 
Inductances Lin and Lo 4.3 mH 
Switching frequency fsw 10 kHz 
Turns ratio N1:N2:N3 40:40:80 
Core C055863A2 
Switches IRGP4062DPbF 
Diodes D1 and D2 30EPH06PBF 
Filter inductance Lf 5.6 mH 
Filter capacitance Cf 4.7 μF 
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(b) 
Fig. 12.  Simulated (a) i2, iC2, iC3, iC4, i1, i3, and (b) i3 of I-YSI (red) and HS-YSI 
(blue). 
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Fig. 13.  Laboratory setup of a 200 W inverter. 
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Clearly, the dc-link voltage spikes of the I-YSI can reach 530 V, 
even though its stabilized value is only 194 V. It is thus inferior, 
as compared to the HS-YSI, whose dc-link voltage of 195 V is 
nearly free of spikes. 
Other key features from waveforms of the HS-YSI in Fig. 
14(b) have also been found to match well with those from the 
theoretical waveforms drawn in Fig. 5. For example, the time 
duration from t4 to t5 in Fig. 14(b) has been measured as 0.438T, 
while that in Fig. 8 or from (27) is 0.44T, where T is the 
switching period. Furthermore, from (44) and using parameters 
from Table IV, vD2 has been determined as 2.87104LK from t5 
to t0. Its value is thus only a few mV, since the leakage LK is 
usually from 10 nH to 10 μH. It is thus expected to be 
unnoticeable, as verified by the third trace in Fig. 14(b). 
Corresponding dc input and ac output waveforms are then 
shown in Fig. 15, where double-line-frequency ripples can 
noticeably be seen from input currents of both inverters [28], 
[29]. The ripples are however slightly smaller in the HS-YSI, 
where more passive components are used for filtering. Their peak ac output voltages have also been read as 155 V for both 
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0
0
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Vin: 100 V/div
0
0
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(a) 
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(b) 
Fig. 15.  Measured input voltages Vin, input currents Iin, output voltages vo and
output currents io of (a) I-YSI and (b) HS-YSI at 200 W operation. 
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(b) 
Fig. 16.  Measured capacitors voltages of (a) I-YSI and (b) HS-YSI. 
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(b) 
Fig. 14.  Measured results of Vdc, vD1, vD2, iD1 and iD2 of (a) I-YSI and (b)
HS-YSI at 200 W operation. 
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the I-YSI and the HS-YSI. Both values are smaller than their 
common theoretical value of 160 V, because of reduction of 
effective ST duty ratio caused by leakage inductances and 
ESRs [24]. Other than these, most theoretical and experimental 
values have been found to match closely, like VC1 = 169 V and 
VC2 = 86 V measured in Fig. 16(a) for the I-YSI, and VC1 = 150 
V, VC2 = 69 V, VC3 = 176 V and VC4 = 20 V from Fig. 16(b) for 
the HS-YSI. 
Follow-up, Fig. 17 shows the winding currents of the 
coupled inductor, which for the HS-YSI, change more 
gradually in the NST state, rather than jump abruptly at the 
considered ST to NST crossover. However, both I-YSI and 
HS-YSI exhibit oscillatory currents, which may be due to 
leakage inductances interacting with parasitic capacitances of 
the semiconductors. Meanwhile, the HS-YSI operating with a 
higher gain has been tested by increasing its shoot-though duty 
ratio d to 0.15 with the other parameters kept unchanged. The 
new boost ratio B, theoretical dc-link voltage Vdc and output 
peak voltage computed are thus 4, 320 V and 256 V, 
respectively. Obtained experimental results are given in Fig. 18, 
where the read Vdc and output peak voltage are 296 V and 235 V, 
respectively. The output voltage loss is thus 256 – 235 = 21 V 
due mainly to leakage of the coupled inductor and equivalent 
series resistances (ESRs) in the circuit. Especially with ESRs, 
their effects increase sharply with gain like most boost 
converters. They thus cause output voltage loss with B = 4 to be 
greater than that with B = 2.5. Despite that, voltage spikes at the 
dc-link for both cases have been suppressed noticeably, as seen 
from Fig. 14(b) and Fig. 18. 
Last but not least, Fig. 19 shows measured efficiencies of the 
I-YSI and HS-YSI, from which it can be seen that when the 
power level is low, efficiency of the I-YSI with fewer 
components is higher than that of the HS-YSI. The reverse is 
however observed at a higher power level, likely due to leakage 
energy recovered by the HS-YSI to prevent spikes being higher 
than losses from the additional components. Another 
comparison may also be performed by adding the absorbing 
circuit in Fig. 2(c) to the I-YSI. The obtained effect is an 
efficiency that is always higher than those of the I-YSI without 
the absorbing circuit and HS-YSI. However, voltage spikes at 
dc-link of the I-YSI cannot be sufficiently reduced by the 
absorbing circuit in Fig. 2(c). Its lifting of gain is also not as 
prominent as the HS-YSI. 
VI. CONCLUSION 
In this paper, a high step-up Y-source inverter with a unique 
absorbing circuit has been proposed for eliminating dc-link 
voltage spikes without demanding extra switches and 
compromising the voltage gain. Its gain has, in fact, been 
improved, when compared with the improved Y-source 
inverter published recently in the literature. The same 
absorbing circuit can also be used with other impedance-source 
i3: 4 A/div
i2: 5 A/div
0
t(10 μs/div)
0
0
i1: 2.4 A/div
ST state
NST state
 
(a) 
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0
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0
0
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(b) 
Fig. 17.  Measured winding currents i1, i2 and i3 of (a) I-YSI and (b) HS-YSI. 
0
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Vin: 100 V/div
iin: 4 A/div
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0
0
0
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Fig. 18.  Measured results of Vdc, Vin, Vo, Iin, and Io for HS-YSI. 
 
Fig. 19.  Efficiency comparison of the I-YSI, I-YSI with absorbing circuit in 
Fig. 2(c) and HS-YSI. 
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inverters realized with coupled inductors. It is therefore a 
universal circuit for removing dc-link voltage spikes, 
regardless of the number of coupled windings. Simulation and 
experimental results have verified its effectiveness, when 
compared with the improved Y-source inverter. 
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